next up previous
Next: About this document Up: A Parallel Gauss-Seidel Algorithm Previous: Acknowledgments

References

1
I. S. Duff, R. G. Grimes, and J. G. Lewis. Users` Guide for the Harwell-Boeing Sparse Matrix Collection. Technical Report TR/PA/92/86, Boeing Computer Services, October 1992. (available by anonymous ftp at orion.cerfacs.fr).

2
Electrical Power Research Institute, Palo Alto, California. Extended Transient-Midterm Stability Program: Version 3.0 - Volume 4: Programmers Manual, Part 1, April 1993.

3
G. Fox, M. Johnson, G. Lyzenga, S. Otto, J. Salmon, and D. Walker. Solving Problems on Concurrent Processors. Prentice Hall, 1988.

4
G. Golub and J. M. Ortega. Scientific Computing with an Introduction to Parallel Computing. Academic Press, Boston, MA., 1993.

5
H. H. Happ. Diakoptics - The Solution of System Problems by Tearing. Proceedings of the IEEE, 62(7):930--940, July 1974.

6
M. T. Heath, E. Ng, and B. W. Peyton. Parallel Algorithms for Sparse Linear Systems. In Parallel Algorithms for Matrix Computations, pages 83--124. SIAM, Philadelphia, 1991.

7
G. Huang and W. Ongsakul. Managing the Bottlenecks in Parallel Gauss-Seidel Type Algorithms for Power Flow Analysis. Proceedings of the 18th Power Industry Computer Applications (PICA) Conference, pages 74--81, May 1993.

8
M. T. Jones and P. E. Plassman. A Parallel Graph Coloring Heuristic. SIAM Journal on Scientific Computing, 14(3):654--69, May 1993.

9
D. P. Koester, S. Ranka, and G. C. Fox. Parallel Block-Diagonal-Bordered Sparse Linear Solvers for Electrical Power System Applications. In A. Skjellum, editor, Proceeding of the Scalable Parallel Libraries Conference. IEEE Press, 1994.

10
D. P. Koester, S. Ranka, and G. C. Fox. Parallel Choleski Factorization of Block-Diagonal-Bordered Sparse Matrices. Technical Report SCCS-604, Northeast Parallel Architectures Center (NPAC), Syracuse University, Syracuse, NY 13244-4100, January 1994.

11
D. W. Matula, G. Marble, and J. D. Isaacson. Graph Coloring Algorithms. Acedemic Press, Mew York, 1972.

12
R. A. Saleh, K. A. Gallivan, M. Chang, I. N. Hajj, D. Smart, and T. N. Trick. Parallel Circuit Simulation on Supercomputers. Proceedings of the IEEE, 77(12):1915--1930, December 1989.

13
A. Sangiovanni-Vincentelli, L. K. Chen, and L. O. Chua. Node-Tearing Nodal Analysis. Technical Report ERL-M582, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, October 1976.

14
Thinking Machines Corporation, Cambridge, MA. CMMD Reference Manual, 1993. Version 3.0.

15
Y. Wallach. Calculations and Programs for Power System Networks. Prentice-Hall, 1986.



David P. Koester
Sun Oct 22 15:29:26 EDT 1995