Basic HTML version of Foils prepared 17 November 1998

Foil 37 von Neuman Architecture in a Nutshell

From Master Foilset for HPC Achitecture Overview CPS615 Basic Simulation Track for Computational Science -- Fall Semester 98. by Geoffrey C. Fox
1 Instructions and data are stored in the same memory for which there is a single link (the von Neumann Bottleneck) to the CPU which decodes and executues instructions
2 The CPU can have multiple functional units
3 The memory access can be enhanced by use of caches made from faster memory to allow greater bandwidth and lower latency
in Table To:

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Mon Apr 12 1999