Basic HTML version of Foils prepared 17 November 1998
Foil 155 Current PIM Chips
From Master Foilset for HPC Achitecture Overview CPS615 Basic Simulation Track for Computational Science -- Fall Semester 98. by Geoffrey C. Fox
|
Storage
|
|
0.5 MB
|
|
0.5 MB
|
|
0.05 MB
|
|
0.128 MB
|
|
Chip
|
|
EXECUBE
|
|
AD SHARC
|
|
TI MVP
|
|
MIT MAP
|
|
Terasys PIM
|
|
First
|
|
Silicon
|
|
1993
|
|
1994
|
|
1994
|
|
1996
|
|
1993
|
|
Peak
|
|
50 Mips
|
|
120 Mflops
|
|
2000 Mops
|
|
800 Mflops
|
|
625 M bit
|
|
ops
|
|
0.016 MB
|
|
MB/
|
|
Perf.
|
|
0.01
|
|
MB/Mip
|
|
0.005
|
|
MB/MF
|
|
0.000025
|
|
MB/Mop
|
|
0.00016
|
|
MB/MF
|
|
0.000026
|
|
MB/bit op
|
|
Organization
|
|
16 bit
|
|
SIMD/MIMD CMOS
|
|
Single CPU and
|
|
Memory
|
|
1 CPU, 4 DSP's
|
|
4 Superscalar
|
|
CPU's
|
|
1024
|
|
16-bit ALU's
|
© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu
If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.
Page produced by wwwfoil on Mon Apr 12 1999