Multiple Instruction/Multiple Data |
Processors with local memory connected by high-speed interconnection network |
Typically high bandwidth, medium latency |
Hardware support for remote memory access |
Model breaks down when topology matters |
Examples: Cray T3E, IBM SP |