Requested Capabilities in Hardware Architecture

Global Address Space
- Can name all levels of hierarchy -- accessible from external subsystem
- Cache coherence is not required
- Varied granularity of access required
Cheap Synchronization with for instance Tag Bits
Exposed Mechanisms for keeping the processor utilized during long latency operations
- Prefetching
- Fast context switching
- Thread support
To be continued