Basic HTML version of Foils prepared August 29 98

Foil 10 Shared Memory MIMD Multiprocessor

From Designing and Building Parallel Programs I: Introduction DoD Modernization Tutorial -- 1995-1998. by Ian Foster, Gina Goff, Ehtesham Hayder, Chuck Koelbel
1 Processors access shared memory via bus
2 Low latency, high bandwidth
3 Bus contention limits scalability
4 Search for scalability introduces locality
  • Cache (a form of local memory)
  • Multistage architectures (some memory closer)
5 Examples: Cray T90, SGI PCA, Sun
in Table To:

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Sun Apr 11 1999