Foilset Search Full Index for Basic foilset

Some Numerical Memory and MicroProcessor Projections for PetaFlops

Given by Peter Kogge Notre Dame at JNAC (PetaFlops) Presentation on August 28,1996. Foils prepared August 24 1996

This was part of a set of PetaFlop (JNAC) Presentations to group of Federal Program Managers
JNAC = Joint National Advanced Computing Initiative
This uses Moore's Law Projections of Technology for Logic and Memory
and uses Bodega Bay Application Analysis to cost memory for a "realistic" machine

Table of Contents for Some Numerical Memory and MicroProcessor Projections for PetaFlops

There are two types of foils -- html and image which are each available in basic and JavaScript enabled "focused" style
(basic:)(focus style:) Denote Foils where Image Critical
(basic:)(focus style:) Denote Foils where HTML is sufficient
1 Technology Projections
2 Conventional Microprocessor Unit Performance Path
3 Primary Memory Chip Cost
4 Notes on Primary Memory $
5 Bodega Bay Petaflops Applications Characteristics
6 Achieving 1 PF vs Bodega Bay Applications
Full WebWisdom URL and this Foilset Search
This contains all WebWisdom links preceded by those referenced in this foilset
Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Sun Apr 11 1999