Foil 1 Processing-In-Memory (PIM) Architectures for Very High Performance MPP Computing
From Processing-In-Memory (PIM) Architectures for Very High Performance MPP Computing PAWS 96 Mandalay Beach -- April 21-26 1996. byPeter Kogge Notre Dame
Dr. Peter M. Kogge
McCourtney Prof. of Computer Science & Engr.
IEEE Fellow, IBM Fellow
Dr. Jay B. Brockman, Assistant Prof.
Dept. of Computer Science & Engr.
University of Notre Dame
219-631-6763
kogge@cse.nd.edu
Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.