From Processing-In-Memory (PIM) Architectures for Very High Performance MPP Computing PAWS 96 Mandalay Beach -- April 21-26 1996. byPeter Kogge Notre Dame
Graduate Student Projects:
EXECUBE-Based PCMCIA Card
PIM Parallel Databases, Postscript
NASA: Future PIM design space for petaflops
NSF: Inherently low power ISAs
NEC: PIM-based Image database search
ARPA: PIM Foundries & DA Tools
NSF:Point Designs for 100 TFlops
NASA: Rad Hard PIM for Spacecraft
Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.