Basic HTML version of Foils prepared 20 February 00

Foil 48 Possible Gain from ILP

From Introduction to Computational Science CPS615 Computational Science Class -- Spring Semester 2000. by Geoffrey C. Fox
1 Hardware allowed many instructions per cycle using transistor budget for ILP parallelism
2 Limited Speed up (average 2.75 below) and inefficient (50% or worse)
3 However TOTALLY automatic (compiler generated)
in Table To:

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Thu Mar 16 2000