Possible Gain from ILP

• Hardware allowed many instructions per cycle using transistor budget for ILP parallelism

• Limited Speed up (average 2.75 below) and inefficient (50% or worse)

• However TOTALLY automatic (compiler generated)

Previous slide

Next slide

Back to first slide

View graphic version