HELP! * Title and abstract for

Processing-In-Memory (PIM) Architectures for Very High Performance MPP Computing

Given by Peter Kogge Notre Dame at PAWS 96 Mandalay Beach on April 21-26 1996. Foils prepared June 1996
Full HTML Summary This is a SINGLE file Containing all Foils in nonIMAGE (i.e. HTML) form
Alias List This contains all WebWisdom links preceded by those referenced in this foilset
Print List This contains an Index of Foilset Suitable for Printing (There is no easy way of Printing all foils -- just the index)
Foilset Title This just contains Title of Foilset and Links
Script Index
This was part of a set of PAWS 96(Mandalay Beach) Presentations
Kogge and Collaboraters describe PIM as an emerging architecture where logic and memory combined on same chip which increases memory bandwidth naturally
Conventional Architectures tend to waste transistors measured in terms silicon used per unit operation
Both Existing designs and projections to PetaFlop timescale(2007) are given
Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Wed Feb 19 1997