Basic HTML version of Foils prepared 8 January 98

Foil 42 Supercomputer Architectures in Years 2005-2010 -- I

From General NPAC Foils-B starting June97(PowerPoint) Beijing and Chang Sha China -- 28 Dec 97 to 5 Jan 98. by Geoffrey C. Fox


1 Conventional (Distributed Shared Memory) Silcon
  • Clock Speed 1GHz
  • 4 eight way parallel Complex RISC nodes per chip
  • 4000 Processing chips gives over 100 tera(fl)ops
  • 8000 2 Gigabyte DRAM gives 16 Terabytes Memory
2 Note Memory per Flop is much less than one to one
3 Natural scaling says time steps decrease at same rate as spatial intervals and so memory needed goes like (FLOPS in Gigaflops)**.75
  • If One Gigaflop requires One Gigabyte of memory (Or is it one Teraflop that needs one Terabyte?)

in Table To:


© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Fri Jan 9 1998