Basic HTML version of Foils prepared 8 January 98

Foil 45 Performance Per Transistor

From General NPAC Foils-B starting June97(PowerPoint) Beijing and Chang Sha China -- 28 Dec 97 to 5 Jan 98. by Geoffrey C. Fox
Performance data from uP vendors
Transistor count excludes on-chip caches
Performance normalized by clock rate
Conclusion: Simplest is best! (250K Transistor CPU)
Millions of Transistors (CPU)
Millions of Transistors (CPU)
Normalized SPECINTS
Normalized SPECFLTS

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Fri Jan 9 1998