| 1 |
The last major architectural feature of a parallel machine is the network or design of hardware/software connecting processors and memories together.
|
| 2 |
Bus: All processors (and memory) connected to a common bus or busses.
-
Memory access fairly uniform, but not very scalable due to contention
-
Bus machines can be NUMA if memory consists of directly accessed local memory as well as memory banks accessed by Bus. The Bus accessed memories can be local memories on other processors
|
| 3 |
Switching Network: Processors (and memory) connected to routing switches like in telephone system.
-
Switches might have queues and "combining logic", which improve functionality but increase latency.
-
Switch settings may be determined by message headers or preset by controller.
-
Connections can be packet-switched (messages no longer than some fixed size) or circuit-switched (connection remains as long as needed)
-
Usually NUMA, blocking, often scalable and upgradable
|
