Scripted HTML version of Foils prepared 11 November 1996

Foil 7 SIMD (Single Instruction Multiple Data) Architecture

From CPS615-Lecture on Computer Architectures and Networks Delivered Lectures of CPS615 Basic Simulation Track for Computational Science -- 12 September 96. by Geoffrey C. Fox *
Secs 108
CM2 - 64 K processors with 1 bit arithmetic - hypercube network, broadcast network can also combine , "global or" network
Maspar, DECmpp - 16 K processors with 4 bit (MP-1), 32 bit (MP-2) arithmetic, fast two-dimensional mesh and slower general switch for communication

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Fri Aug 15 1997