Scripted HTML version of Foils prepared April 27 97

Foil 14 The PetaSoft Program Execution Model

From And the HPCN Future is: Petaflop Computers and Java and Web Technologies Aachen Parallel Computing Workshop, Pallas Presentation Germany -- April 21,23 97. by Geoffrey C. Fox *
This addresses memory hierarchy intra-processor as well as inter-processor
  • Data Movement and Replication defined between Processors as well as between levels of hierarchy on a given processor
Level 2 Cache
Level 1 Cache

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Sun Aug 10 1997