Scripted HTML version of Foils prepared 26 January 97

Foil 98 V. A National program concept: Research Projects - Technology

From Variety of Foils Used Starting January 97 General -- 1997. by Geoffrey C. Fox *
Chip Interface:
  • Fabrication Technology
  • Laser & CMOS chip integration
Optical Networks:
  • Pbps bandwidths
  • 1000 ports
Superconducting Memories:
  • 100 billion accesses/sec.
Holographic Memories

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Sun Aug 10 1997