Basic HTML version of Foils prepared
17 November 1998
Foil 67 64 Ncube Processors (each with 6 memory chips) on a large board
From
Master Foilset for HPC Achitecture Overview CPS615 Basic Simulation Track for Computational Science --
Fall Semester 98
.
by
Geoffrey C. Fox
See next foil for basic chip -- these were connected in a hypercube
©
Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu
If you have any comments about this server, send e-mail to
webmaster@npac.syr.edu
.
Page produced by
wwwfoil
on Mon Apr 12 1999
Basic HTML version of Foils prepared 17 November 1998
