Basic HTML version of Foils prepared 17 November 98

Foil 68 SMP Example: Intel Pentium Pro Quad

From Master Foilset for HPC Achitecture Overview CPS615 Introduction to Computational Science -- Fall Semester 1998. by Geoffrey C. Fox
Commodity SMP
All coherence and multiprocessing glue in processor module
Highly integrated, targeted at high volume
Low latency and bandwidth
P-Pr
o bus (64-bit data, 36-bit addr
ess, 66 MHz)
CPU
Bus interface
MIU
P-Pr
o
module
P-Pr
o
module
P-Pr
o
module
256-KB
L
2
$
Interrupt
contr
oller
PCI
bridge
PCI
bridge
Memory
contr
oller
1-, 2-, or 4-way
interleaved
DRAM
PCI bus
PCI bus
PCI
I/O
car
ds

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Sun Apr 11 1999