Foil 20 Processing In Memory (PIM): Reclaiming the Bandwidth
From Processing-In-Memory (PIM) Architectures for Very High Performance MPP Computing PAWS 96 Mandalay Beach -- April 21-26 1996. byPeter Kogge Notre Dame
Place processing logic on the memory chip
Use logic to consume memory bandwidth directly
Utilize row buffers directly
Avoid need for off-chip resources
Utilize newly "liberated" chip contacts
To communicate directly with other PIMs
To interface directly with sensors and I/O
Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.
