Basic HTML version of Foils prepared June 1996

Foil 24 Key Problem: Memory Density

From Processing-In-Memory (PIM) Architectures for Very High Performance MPP Computing PAWS 96 Mandalay Beach -- April 21-26 1996. by Peter Kogge Notre Dame
Conventional GP Computation Wisdom:
  • Linear: 1 Byte of memory per flop
May be somewhat reduced at high end
  • Large scale simulations: Storage = Flops^3/4
  • Recent petaflops studies: Some large computations at 0.01 B/Flop
Graphics & other embedded applications
  • Current << 1 B/op
  • BUT!: Future requires more
    • Increased resolution/color
    • 3D rendering
    • Full motion video compression/decompression
  • Conclusion: DRAM Essential!

Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Sun Apr 11 1999