HELP! * Title and abstract for

Some Numerical Memory and MicroProcessor Projections for PetaFlops

Given by Peter Kogge Notre Dame at JNAC (PetaFlops) Presentation on August 28,1996. Foils prepared August 24 1996
Full HTML Summary This is a SINGLE file Containing all Foils in nonIMAGE (i.e. HTML) form
Alias List This contains all WebWisdom links preceded by those referenced in this foilset
Print List This contains an Index of Foilset Suitable for Printing (There is no easy way of Printing all foils -- just the index)
Foilset Title This just contains Title of Foilset and Links
Script Index
This was part of a set of PetaFlop (JNAC) Presentations to group of Federal Program Managers
JNAC = Joint National Advanced Computing Initiative
This uses Moore's Law Projections of Technology for Logic and Memory
and uses Bodega Bay Application Analysis to cost memory for a "realistic" machine
Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Wed Feb 19 1997