HTML version of Scripted Foils prepared 27 August 1996

Foil 100 Parallel Computer Architecture Control Structure

From CPS615-Introduction-Course,Driving Technology and HPCC Current Status and Futures CPS615 Basic Simulation Track for Computational Science -- Fall Semester 96. by Geoffrey C. Fox *
1 SIMD -lockstep synchronization
  • Each processor executes same instruction stream
2 MIMD - Each Processor executes independent instruction streams
3 MIMD Synchronization can take several forms
  • Simplest: program controlled message passing
  • "Flags" (barriers,semaphores) in memory - typical shared memory construct as in locks seen in Java Threads
  • Special hardware - as in cache and its coherency (coordination between nodes)
in Table To:

© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Wed Aug 27 1997