Basic HTML version of Foils prepared 17 November 98

Foil 34 Shared Address Space Architectures

From Master Foilset for HPC Achitecture Overview CPS615 Introduction to Computational Science -- Fall Semester 1998. by Geoffrey C. Fox


1 Any processor can directly reference any memory location
  • Communication occurs implicitly as result of loads and stores
2 Convenient:
  • existing programs run out of the box ....
  • Similar programming model to time-sharing on uniprocessors
    • Except processes run on different processors
    • Good throughput on multiprogrammed workloads
3 Naturally provided on wide range of platforms
  • History dates at least to precursors of mainframes in early 60s
  • Wide range of scale: few to hundreds of processors
4 Popularly known as shared memory machines or model
  • This term ambiguous: memory may be physically distributed among processors

in Table To:


© Northeast Parallel Architectures Center, Syracuse University, npac@npac.syr.edu

If you have any comments about this server, send e-mail to webmaster@npac.syr.edu.

Page produced by wwwfoil on Sun Apr 11 1999