Foilset Search
Full Index for Basic foilset
Master Set B of Overview Material on Parallel Computing for CPS615
Given by
Geoffrey C. Fox
at CPS615 Basic Simulation Track for Computational Science on
Fall Semester 95
.
Foils prepared
21 October 1995
Secs 59
Parallel Computer and Network Architecture
Overview of Issues including synchronization, granularity and 3 classes of architectures
More details on networks
More details on system architectures
Table of Contents for Master Set B of Overview Material on Parallel Computing for CPS615
There are two types of foils -- html and image which are each available in basic and JavaScript enabled "focused" style
(basic:
)(focus style:
) Denote Foils where Image Critical
(basic:
)(focus style:
) Denote Foils where Image has important information
(basic:
)(focus style:
) Denote Foils where HTML is sufficient
Indicates Available audio which is greyed out if missing
1
Computational Science CPS615
Simulation Track Overview
Foilsets B 1995
2
Abstract of CPS615 Foilsets B 1995
3
Overview of
Parallel Hardware Architecture
4
3 Major Basic Hardware Architectures
5
Examples of the Three Current Concurrent Supercomputer Architectures
6
Parallel Computer Architecture Issues
7
General Types of Synchronization
8
Granularity of Parallel Components
9
Types of Parallel Memory Architectures
-- Logical Structure
10
Types of Parallel Memory Architectures -- Physical Characteristics
11
Diagrams of Shared and Distributed Memories
12
Classes of Communication Network include ...
13
Survey of Issues in Communication Networks
14
Glossary of Useful Concepts in Communication Systems
15
Switch and Bus based Architectures
16
Point to Point Networks (Store and Forward) -- I
17
Examples of Interconnection Topologies
18
Degree and Diameter of Ring and Mesh(Torus) Architectures
19
Degree and Diameter of Hypercube and Tree Architectures
20
Point to Point Networks (Store and Forward) -- II
21
Latency and Bandwidth of a Network
22
Transfer Time in Microseconds for both Shared Memory Operations and Explicit Message Passing
23
Latency/Bandwidth Space for 0-byte message(Latency) and 1 MB message(bandwidth).
24
Switches versus Processor Networks
25
Circuit Switched Networks
26
Let's Return to General Parallel Architectures in more detail
27
Overview of Computer Architecture Issues
28
Some Global Computer Architecture Issues
29
Two General Real World Architectural Issues
30
MIMD Distributed Memory Architecture
31
Some MIMD Architecture Issues
32
SIMD (Single Instruction Multiple Data) Architecture
33
SIMD Architecture Issues
34
Shared Memory Architecture
35
The General Structure of a full sized CRAY C-90
36
The General Structure of a NEC SX-3
Classic Vector Supercomputer
37
Comparison of MIMD and SIMD Parallelism seen on Classic Vector Supercomputers
38
Shared versus Distributed Memory
39
What will happen in the year 2015 with .05 micron feature size and Petaflop Supercomputers using CMOS
40
CMOS Technology and Parallel Processor Chip Projections
41
Processor Chip Requirements for a Petaflop Machine Using 0.05 Micron Technology
42
Three Designs for a Year 2015 Petaflops machine with 0.05 micron technology
43
The Global Shared Memory Category I Petaflop Architecture
44
Category II Petaflop Architecture -- Network of microprocessors
45
Category III Petaflop Design -- Processor in Memory (PIM)
46
Necessary Latency to Support Three Categories
47
Chip Density Projections to year 2013
48
DRAM Chip count for Construction of Petaflop computer in year 2013 using 64 Gbit memory parts
49
Memory Chip Bandwidth in Gigabytes/sec
50
Power and I/O Bandwidth (I/O Connections) per Chip throught the year 2013
51
Clock Speed and I/O Speed in megabytes/sec per pin through year 2013
52
Rules for Making Hypercube Network Topologies
53
Mapping of Hypercubes into Three Dimensional Meshes
54
Mapping of Hypercubes into One Dimensional Systems
55
The One dimensional Mapping can be thought of as for one dimensional problem solving or one dimensional layout of chips forming hypercube
56
Hypercube Versus Mesh Topologies
57
Switches Versus Networks versus Fat Meshes
58
Basic Parallel Computer Architecture
59
Shared and Hierarchical Memory Computers
60
Homogeneous and Hierarchical Memory Multicomputers
61
Cache Coherency
62
Hybrid Distributed/Shared Memory Architectures
63
The INTEL Delta MIMD Distributed Memory Machine
64
Delta System Overview
65
Delta System Architecture
66
Delta System Hardware Configuration
67
Characteristics of INTEL i860 Compute Node
68
Delta System Communication Network
69
Delta Comunication Network (cont'd)
70
Road Map to Paul Messina's Chapter 2 of Parallel Computing Works -- I
71
Road Map to Paul Messina's Chapter 2 of Parallel Computing Works -- II
72
Road Map to Paul Messina's Chapter 2 of Parallel Computing Works -- III
73
Road Map to Paul Messina's Chapter 2 of Parallel Computing Works -- IV
74
Performance of High End Machines Years 1940-2000
75
Performance of High End Machines Years 1980-2000
Full WebWisdom URL and this Foilset Search
This contains all WebWisdom links preceded by those referenced in this foilset
©
on Tue Oct 7 1997